

FIG. 3




FIG. 4





FIG. 5

<PIXEL TET>



<FILM QUALITY EVALUATION REGION>




FIG. 6




FIG. 7

<PIXEL TET>

<FILM QUALITY EVALUATION REGION 80>




FIG. 8

<PIXEL TFT> <FILM QUALITY EVALUATION REGION 80>




FIG. 9





FIG. 10 (A)



(B)




FIG. 11




FIG. 12





FIG. 13



DATA LINE 11

30

50

402

92

8b, 19

CAPACITOR LINE 71

SCANNING LINE 20

A

<PLAN VIEW OF A CORNER OF IMAGE DISPLAY AREA>

FIG. 15:




FIG. 16




FIG. 17

(ELECTROSTATIC DISCHARGE
PROTECTION CIRCUIT)




FIG. 18




FIG. 19




FIG. 20




FIG. 21

